

CLAIMS

1. A method of processing network security protocol data packets, comprising:
 - providing a cryptography processing architecture on a chip;
 - passing non-pre-padded network security protocol data for both authentication and cryptography operations from a source to said chip;
 - conducting, in hardware, authentication and encryption, operations on the network security protocol data; and
 - passing the crypto-processed network security protocol data from said chip to said source;
- wherein said non-pre-padded network security protocol data is passed between said chip and said source in a single pass.
2. The method of claim 1, wherein said network security protocol is SSL (v3).
3. The method of claim 1, wherein said network security protocol is TLS.
4. The method of claim 1, further comprising simultaneously with conducting the cryptography operations on the data, pre-loading network security protocol data from a second non-pre-padded network security protocol packet onto the chip.
5. The method of claim 4, further comprising simultaneously with conducting the encryption operations on the data, conducting, in hardware, authentication operations

on the network security protocol data from the second network security protocol packet.

6. The method of claim 1, wherein said conducting, in hardware, authentication and encryption operations on the non-pre-padded network security protocol data comprises conducting padding and alignment operations on the chip.

7. The method of claim 6, wherein said calculation of a pad length for padding operations is conducted by a pad engine component of the chip architecture.

8. The method of claim 1, wherein said conducting, in hardware, authentication and encryption operations on the network security protocol data comprises feeding back a MAC value calculated during authentication operations for processing in the encryption operations.

9. The method of claim 1, wherein said encryption operations further include decryption operations.

10. The method of claim 9, wherein conducting, in hardware, authentication and decryption operations on the network security protocol data comprises feeding back decrypted data for processing in the authentication operations.

11. A cryptography accelerator chip architecture, comprising:
an authentication component;
an encryption component; and

38 a pad engine computing and outputting pad length and pad to said encryption
39 component.

40 12. The cryptography accelerator chip architecture of claim 11, wherein said
41 architecture is configured to process non-pre-padded network security protocol
42 packets.

43 13. The cryptography accelerator chip architecture of claim 11, wherein said chip
44 resides on an expansion card.

45 14. The cryptography accelerator chip architecture of claim 11, wherein said
46 authentication component comprises an alignment block, an authentication data input
47 buffer, and an authentication engine.

48 15. The cryptography accelerator chip architecture of claim 11, wherein said
49 encryption component comprises an alignment block, an encryption data input buffer,
50 and an encryption engine.

51 16. The cryptography accelerator chip architecture of claim 6, wherein said
52 architecture is configured to process SSL data.

53 17. The cryptography accelerator chip architecture of claim 6, wherein said
54 architecture is configured to process TLS data.

55 18. An electronic commerce computer network system, comprising:
56 a front end data source;

57 a PCI bus connecting said front end data source to a cryptography accelerator
58 chip architecture, said architecture having,
59 an encryption component;
60 an authentication component, and
61 a pad engine computing and outputting pad length and pad to said encryption
62 component.

63 19. The system of claim 18, wherein said front end data source comprises:

64 one or more network interfaces;

65 a processor connected with said interfaces;

66 a memory connected with said processor; and

67 a bridge and memory controller connected with said processor and memory.

68 20. The system of claim 18, wherein said chip resides on an expansion card.

69 21. The system of claim 18, wherein said architecture is configured to process
70 network security protocol packets.

71 22. The system of claim 18, wherein said authentication component comprises an
72 alignment block, an authentication data input buffer, and an authentication engine.

73 23. The system of claim 18, wherein said encryption component comprises an
74 alignment block, an encryption data input buffer, and an encryption engine.

75 24. The system of claim 18, wherein said network security protocol is SSL (v3).

76 25. The system of claim 18, wherein said network security protocol is TLS.

77

09923178-001401